

02 Arduino

Timer

Feladat:

- 1Hz időzítő
- Led villogtatása
- Delay helyett interrupt-tal ☺

„holy“ Datasheet



Atmel

Atmel ATmega640/V-1280/V-1281/V-2560/V-2561/V

8-bit Atmel Microcontroller with 16/32/64KB In-System Programmable Flash

DATASHEET

Features


- High Performance, Low Power Atmel® AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 135 Powerful Instructions – Most Single Clock Cycle Execution
 - 32 x General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 1GHz
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 64K/128K/256KBbytes of In-System Self-Programmable Flash
 - 4KBbytes EEPROM
 - 8KBbytes Internal SRAM
 - WriteOnce Cycles 10,000 Flash/100,000 EEPROM
 - Data Retention: 20 years at 85°C / 100 years at 25°C
 - Optional Boot Code Section with Independent Lock Bits
 - System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming and Security
 - Erasing Up to 64KBbytes Optional External Memory Space
- Atmel® QTouch® library support
 - Capacitive touch buttons, sliders and wheels
 - QTouch and GMtouch acquisition
 - Up to 16 touch buttons
- JTAG (IEEE® std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 16-bit Timer/Counters with Separate Prescaler and Compare Mode
 - Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four 8-bit PWM Channels
 - Six Analog Comparators with Programmable Resolution from 2 to 16 Bits (ATmega128/256, ATmega640/1280/2560)
 - Output Compare Modulator
 - 8/16-channel, 10-bit ADC (ATmega128/256, ATmega640/1280/2560)
 - Two Programmable USART (ATmega128/256, ATmega640/1280/2560)
 - Multifunction SPI Serial Interface
 - Byte Oriented 2-wire Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - On-chip Watchdog
 - Interrupts and Wakes on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Power-off
- I/O and Packages
 - 54/68 Programmable I/O Lines (ATmega128/256, ATmega640/1280/2560)
 - 64-pin QFN/LF, 64-lead TQFP (ATmega128/256)
 - 100-lead TQFP, 100-ball CSPGA (ATmega640/1280/2560)
 - Power-Off Reset
- Temperature Range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode: 1MHz, 1.8V: 500µA
 - Power-down Mode: 0.1µA at 1.8V
- Speed Grades
 - ATmega640V/ATmega1280V/ATmega2560V:
 - 0 - 48MHz @ 1.8V - 5.5V, 0 - 9MHz @ 2.7V - 5.5V
 - ATmega640/1280/2560:
 - 0 - 48MHz @ 1.8V - 5.5V, 0 - 8MHz @ 2.7V - 5.5V
 - ATmega640/ATmega1280/ATmega2561:
 - 0 - 8MHz @ 2.7V - 5.5V, 0 - 1MHz @ 4.5V - 5.5V
 - ATmega640/1280/2561:
 - 0 - 10MHz @ 4.5V - 5.5V

2560-AVR-02/2014

Counter Unit

The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. [Figure 17-2](#) shows a block diagram of the counter and its surroundings.

Figure 17-2. Counter Unit Block Diagram



Signal description (internal signals):

Count	Increment or decrement TCNTn by 1.
Direction	Select between increment and decrement.
Clear	Clear TCNTn (set all bits to zero).
clk_{Tn}	Timer/Counter clock.
TOP	Signalize that TCNTn has reached maximum value.
BOTTOM	Signalize that TCNTn has reached minimum value (zero).


Output Compare Units

The 16-bit comparator continuously compares **TCNT_n** with the *Output Compare Register* (**OCR_{nx}**). If TCNT equals OCR_{nx} the comparator signals a match. A match will set the *Output Compare Flag* (OCF_{nx}) at the next timer clock cycle. If enabled (OCIE_{nx} = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF_{nx} Flag is automatically cleared when the interrupt is executed. Alternatively the OCF_{nx} Flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to operating mode set by the *Waveform Generation mode* (WGM_n3:0) bits and *Compare Output mode* (COM_{nx}1:0) bits. The TOP and BOTTOM signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation. See “[Modes of Operation](#)” on page 144.

Timer/Counter Timing Diagrams


The Timer/Counter is a synchronous design and the timer clock (clk_{Tn}) is therefore shown as a clock enable signal in the following figures. The figures include information on when Interrupt Flags are set, and when the OCRnx Register is updated with the OCRnx buffer value (only for modes utilizing double buffering). [Figure 17-10](#) shows a timing diagram for the setting of OCFnx .

Figure 17-10. Timer/Counter Timing Diagram, Setting of OCFnx , no Prescaling



[Figure 17-11](#) shows the same timing data, but with the prescaler enabled.

Figure 17-11. Timer/Counter Timing Diagram, Setting of OCFnx , with Prescaler ($f_{\text{clk}_{I/O}}/8$)



```
void setup() {  
    Serial.begin(115200);  
    pinMode(13, OUTPUT);  
    noInterrupts();  
  
    //TCCRnA/B/C Timer/Counter  
    // Control Register  
    TCCR1A = 0;  
    TCCR1B = 0;  
  
    //TCNTn Timer/Counter  
    TCNT1 = 0;
```

TCCR1A

17.11 Register Description

17.11.1 TCCR1A – Timer/Counter 1 Control Register A

Bit (0x80)	7	6	5	4	3	2	1	0	
	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 – COMnA1:0: Compare Output Mode for Channel A
- Bit 5:4 – COMnB1:0: Compare Output Mode for Channel B
- Bit 3:2 – COMnC1:0: Compare Output Mode for Channel C
- Bit 1:0 – WGMn1:0: Waveform Generation Mode

Table 17-3. Compare Output Mode, non-PWM

COMnA1	COMnA0	Description
COMnB1	COMnB0	
COMnC1	COMnC0	
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
1	0	Clear OCnA/OCnB/OCnC on compare match (set output to low level)
1	1	Set OCnA/OCnB/OCnC on compare match (set output to high level)

OCRnx érték =

[16 000 000Hz / (prescaler * kívánt_frekvencia)] - 1
(-1: 0-tól számol)

//OCRnA/B/C Output Compare Register

OCR1A = 15624; // = 16 000 000 / (1*1024) - 1
// OCRnx < 65536 16bites regiszter esetén

DATASHEET:

//The 16-bit comparator continuously compares TCNTn with the Output Compare Register (OCRnx). If TCNT equals OCRnx the comparator signals a match. A match will set the Output Compare Flag (OCFnx) at the next timer clock cycle. If enabled (OCIEnx = 1), the Output Compare Flag generates an Output Compare interrupt. The OCFnx Flag is automatically cleared when the interrupt is executed.

TCCR1B

- Beállítandó paraméterek:
 - Clear Timer on Compare (CTC) modes of operation (WGMn2 bit)
 - 1024 prescaler (CSn2:0 bit)

17.11.5 TCCR1B – Timer/Counter 1 Control Register B

- **Bit 7 – ICNCn: Input Capture Noise Canceler**

Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its output. The input capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

- **Bit 6 – ICESn: Input Capture Edge Select**

This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICESn setting, the counter value is copied into the Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input capture function is disabled.

- **Bit 5 – Reserved Bit**

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCRnB is written.

- **Bit 4:3 – WGMn3:2: Waveform Generation Mode**

See [TCCRnA Register description](#).

- **Bit 2:0 – CSn2:0: Clock Select**

The three clock select bits select the clock source to be used by the Timer/Counter, see [Figure 17-10](#) and [Figure 17-11 on page 152](#).

Table 17-6. Clock Select Bit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	$\text{clk}_{\text{IO}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{IO}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{IO}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	0	1	$\text{clk}_{\text{IO}}/1024$ (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

If external pin modes are used for the Timer/Counter, transitions on the Tn pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

WGMM: Clear Timer on Compare (CTC) modes of operation

Table 17-2. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGMMn3	WGMMn2 (CTCn)	WGMMn1 (PWMn1)	WGMMn0 (PWMn0)	Timer/Counter Mode of Operation	TOP	Update of OCRnx at	TOVn Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	BOTTOM
12	1	1	0	0	CTC	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICRn	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

TCCR1B

```
//WGMn3:0 Waveform Generation mode  
TCCR1B |= (1 << WGM12);  
  
//CS10:2 -> 1024 prescaler  
TCCR1B |= (1 << CS12) | (1 << CS10);
```

Megszakítás engedélyezése, globális megszakítások engedélyezése

```
// enable timer compare interrupt  
TIMSK1 |= (1 << OCIE1A);  
(OCIEn: Output Compare Interrupt Enable 1A)  
  
interrupts();  
  
} //setup ends
```

Megszakítás kiszolgálása

```
ISR(TIMER1_COMPA_vect) {  
    //Ha TCNT1 (Timer/Counter1) eléri  
    OCR1A értéket  
  
    digitalWrite(13, 1-digitalRead(13));  
    //digitalWrite() digitalRead() ☺  
}
```

loop (~main)

```
void loop() {  
    // put your main code here, to run  
    // repeatedly:  
    delay(1000);  
    myFun();
```

```
}
```



```
void myFun(void) {  
    Serial.print(".");  
}
```